Fastcom®: FSCC-232 Universal PCI Bus Dual Port RS232 Synchronous Communications Adapter   $599.00

Fastcom®: FSCC-232 Cable

HDDB62 plug to two DB25 plugs (Included)

Designed to comply with the latest PCI specifications, the Fastcom: FSCC-232 Universal PCI (PCI version 2.3) adapter will operate in both 5V and 3.3V PCI slots. This means the card will work in the high speed PCI-X slots commonly found in most new servers, as well as the standard PCI slots in desktop PC's. This flexibility allows for a single serial interface board to be used across a wide range of different types of computers including both current and future computing systems.

The Fastcom: FSCC-232 adapter is the one of the most advanced synchronous communications adapters in the industry. The Fastcom: FSCC-232 supports data rates up to 1 Mbit/s¹. The Fastcom: FSCC-232 is a dual channel adapter, with each one being individually configurable to use HDLC/SDLC, ASYNC (using 16C950 UARTS), or X-SYNC protocols. Although similar to the ESCC and SuperFastcom families of adapters, the FSCC expands on our previous adapters.

The most notable expansion is the longevity of the components of the board. Faced with the inevitability of obsolescence, Commtech decided to put an end to the lifespan problems that plague most computing customers. We designed a serial communications controller with our customers’ needs in mind, and built a card around it. Wholly designed and owned by Commtech, Inc, this FPGA based SCC has most of the features that you are used to seeing in a quality Fastcom product. It also includes a few new features that come directly from customer requests. If the existing FPGA technology is ever discontinued by the chip manufacturer, the design can simply be re-targeted to the next generation of FPGA chip with no impact on compatibility.

• Software drivers and example programs are included for Windows 2000, XP, 2003, 2003x64, VISTA, VISTAx64, Windows 7, Windows 7x64, and Linux kernels 2.4 and 2.6
  

• COMM. CONTROLLER: Fastcom F-Core
• INTERFACE: RS232
• CONNECTOR CONFIGURATION:
  • DB62 to two DB25 cable assembly
• BUS INTERFACE: PCI Version 2.3
• BAUD RANGE: Using the user independent programmable clock generator in conjunction with the baud rate register, virtually any baud rate from DC to 1 MBit/s¹ can be attained.

• +5V @ 300mA (typical)

• Operating Temperature Range: 0 to 70 C
• Humidity: 0 to 90% (non-condensing)

• Never Obsolete
• High speed: Up to 1 Mbits/s¹
• Drivers: RS232
• True-Async mode. Each port can be set to use the on-board 16C950 UARTs and can be used as a standard serial (COM) port.
• Transmit and Receive status LED’s for each port.
• Two independent full duplex serial channels
  • Data clocking mechanism independently selectable per channel per direction
    • Externally generated Rx and Tx clocks
    • Internally generated Rx and Tx clocks
    • On chip DPLL clock recovery
    • Independent baud rate generators
• FIFOs
  • RxFIFO = 8KB per port (non-uart modes)
  • TxFIFO = 4KB per port (non-uart modes)
  • Programmable interrupt trigger levels (watermark)
• Data protocols
  • HDLC/SDLC
  • Arbitrary maskable sync sequence of up to 4 bytes in length (X-Sync)
  • Transparent data without character framing
• Data encoding schemes:
  • NRZ, NRZI, FM0/FM1, Manchester
• Selectable frame sync signals
  • Pulse width of one clock at first bit of data
  • Pulse width of one clock at last bit of data
  • Pulse width of the entire frame
  • Optionally insert a variable number of clock cycles between data and FSS
  • Selectable polarity
• Optional data flow control using modem control lines (RTS, CTS)
• Programmable 8-bit preamble and postamble with selectable repetition rate (1 to 255 repetitions)
• Data can be oriented as selectable MSB first or LSB first
• Interframe time fill: idle as repetitive 1’s, flags, or sync sequences
• CRC Support
  • Automatic handling in the transmit/receive direction
  • CRC-CCITT (also known as CRC16-ITU) (HDLC), CRC32 (HDLC), CRC16, CRC8 (HDLC)
  • Transparent CRC option
  • Reset as 0’s / 1’s
• Continuous transmission of 1 to 4096 bytes
• Selectable data rates
  • Synchronous (internally clocked) data rates up to
    1 Mbit/s
  • Synchronous (externally clocked) data rates up to
    1 Mbit/s
  • Asynchronous (DPLL clock recovery) data rates up to
    1 Mbits/s
  • These data rates are the maximum guaranteed rates. While it is possible to clock the 232 transceiver chips at faster speeds, they are greatly affected by a number of different factors. See the Baud Rates section of the manual for more details.
• Data and clock inversion
• Interruptible hardware timer
• Transmit a single frame on the expiration of the hardware timer

DATA PROTOCOLS:

• HDLC/SDLC
  • Automatic flag detection and transmission
  • General frame format: 0x7e,info,CRC,CRC,[CRC,CRC,]0x7e
  • Frame format with maskable address enabled: 0x7e,address,[address,]info,CRC,CRC,[CRC,CRC,]0x7e
  • Zero insertion/deletion
  • One insertion/deletion
  • Shared flag mode: opening flag and closing flag of back-to-back frames can use the same flag.
  • Error detection (abort, overrun, underrun, CRC error, too long/short frame)
  • Can use CRC8, CRC-CCITT, or CRC32
• Arbitrary Sync Sequence (X-Sync)
  • Any begin/end frame sync sequence of up to 4 bytes
  • Frame format: SYN1,[SYN2,SYN3,SYN4,]info,[CRC,CRC, CRC,CRC,][TCR1,TCR2,TCR3,TCR4]
  • Maskable: can select all or parts of the sync sequence to be a sync match
  • Termination sequence detection up to 4 bytes (maskable)
  • Shared flag mode: opening flag and closing flag of back-to-back frames can use the same flag.
  • Error detection
  • Can use any of the available CRC methods
• Transparent Mode
  • Fully bit transparent (no framing or bit manipulation)
  • Can synchronize using selectable frame sync signals
• Cable, documentation, and software drivers included
• Designed and manufactured by COMMTECH, INC. Wichita, Kansas, USA

For a more complete and detailed list of features available on this card, please see the complete FSCC232 manual.

¹Maximum data rates are estimates. They are greatly affected by a number of different factors. See the data rates section of the manual for more details.